RAAIS 2017 - Simon Knowles, Co-Founder and CTO of Graphcore
The Research and Applied AI Summit - RAAIS3 HN recommenders · recommended in 3 months, 2017–2018
talk · advanced · 2017–2018 on HN
Simon Knowles, co-founder and CTO of Graphcore, talks about "intelligence processors", chips designed specifically for machine learning. The talk was given at the RAAIS 2017 summit and covers Graphcore's architecture.
HN points to it as a technical talk from a chip designer on why AI hardware should put memory close to compute and use async data transfers.
Up next
9 mo on HNRL Course by David Silver - Lecture 1: Introduction to Reinforcement Learning
Google DeepMind
9 HN recommender · 2017–2026
5 mo on HNWhy Greatness Cannot Be Planned — Kenneth Stanley
Machine Learning Street Talk
4 HN recommender · 2021–2024
1 mo on HNHigh-Speed Robot Hand
Hizook
1 HN recommend · 2012–2020
1 mo on HNNeural Network Learns The Physics of Fluids and Smoke | Two Minute Papers #118
Two Minute Papers
1 HN recommend · 2017–2024
4 mo on HNAttention Is All You Need
Yannic Kilcher
4 HN recommender · 2020–2025
12 mo on HN8-bit computer update
Ben Eater
14 HN recommender · 2017–2023
11 mo on HNLight Years Ahead | The 1969 Apollo Guidance Computer
TNMoC
11 HN recommender · 2021–2026
11 mo on HN“Hello, world” from scratch on a 6502 — Part 1
Ben Eater
11 HN recommender · 2019–2026
10 mo on HNFinding the Missing Memristor - R. Stanley Williams
The Qualcomm Institute
12 HN recommender · 2010–2024
10 mo on HNThe Ultimate Game Boy Talk (33c3)
media.ccc.de
10 HN recommender · 2017–2026
11 mo on HNThe Thirty Million Line Problem
Molly Rocket
11 HN recommender · 2018–2024
9 mo on HNUSENIX ATC '21/OSDI '21 Joint Keynote Address-It's Time for Operating Systems to Rediscover Hardware
USENIX
12 HN recommender · 2021–2026
3 comments from Hacker News
I went to a talk from the CTO of Graphcore ( link ) on Monday. They are designing chips targeted at machine learning. As I understood it, their architecture comprises - lots of "tiles" - small processing cores with collocated memory (essentially DSPs) - very high bandwidth (90TB/s!) switching fabric to move data between tiles - "Bulk Synchronous Parallel" operation, meaning that the tiles do their work and then the switching fabric moves the data, and then we repeat. The key challenge he pointed to was power - both in terms of getting energy in (modern CPUs/GPUs take similar current to your car starter motor!) and also getting the heat out. Logic gates take a lot more power than RAM, so he argued that collocating small chunks of RAM right next to your processing core was much better from a power perspective (meaning you could then pack yet more into your chip) as well as obviously being better from a performance perspective. ▶ this video isn't quite the presentation I saw, but it has quite a lot of overlap. Hope that helps!
Indeed, and that's why there are a couple of startups working on new chips and why Google has the TPU. Here's a nice technical talk from Graphcore's CTO about that ▶ this video
Interesting approach, but very far off. I prefer GraphCore as a promising new lead in AI hardware. Moving computation close in with memory, and making data transfers async will speed up DL. ▶ this video